4-to-1 Multiplexer
Problem Description
Implement a 4-to-1 multiplexer that selects one of four input bits based on a 2-bit select signal.
Module Interface
- Inputs:
sel
: 2-bit select signaldata
: 4-bit input data
- Output:
out
: 1-bit selected output
Expected Behavior
- sel = 00: output data[0]
- sel = 01: output data[1]
- sel = 10: output data[2]
- sel = 11: output data[3]
No Waveform Data
Submit your Verilog code using Cmd+Enter to see the simulation results and waveform visualization.